PATENT ABSTRACTS OF JAPAN

(11)Publication number: 2002-041587 (43)Date of publication of application: 08.02.2002

(51)Int.Cl.

G06F 17/50

H01L 21/82

(21)Application number: **2000-225507** (22)Date of filing: **26.07.2000**

(71)Applicant: MITSUBISHI ELECTRIC CORP

(72)Inventor: FUJIMOTO SHINYA

(54) COMPACTOR FOR SEMICONDUCTOR INTEGRATED CIRCUIT LAYOUT, COMPACTION METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT LAYOUT, AND RECORDING MEDIUM

(57)Abstract:

PROBLEM TO BE SOLVED: To solve such a problem that circuit performance before the execution of compaction is damaged especially in the layout of an analog circuit by changing timing of signal delay since a circuit pattern 70 of semiconductor integrated circuit(IC) layout is one-sidedly located unintentionally in the layout when the compaction is executed.

2 SOLUTION: This device is provided with a location area dimension estimating means for calculating the means in the continuation of the location area of constitutive parts after the execution of compaction, a coordinate calculating means for equal location for calculating coordinates for equal location for partitioning the location area at equal intervals after the execution of compaction on the basis of the dimension of this location area, and an equal location means for locating the respective constitutive parts inside the equal location area on the coordinates for equal location after the execution of compaction when executing the compaction to the semiconductor IC

layout.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than

the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]